Figure 11.

Hypothetical representations of the current paths inside the experimental structure: (a) if the PS junction termination is not well sized and (b) if the limitation comes from the PS layer and its interface with silicon.