|
Resolution: standard / high Figure 9.
Schematic of three-input NAND3 gate with parasitic capacitance (a); input and output
waveforms for CNTFET (b).
Tan et al. Nanoscale Research Letters 2012 7:467 doi:10.1186/1556-276X-7-467 |
