Figure 7.

Schematic of two-input NAND2 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).

Tan et al. Nanoscale Research Letters 2012 7:467   doi:10.1186/1556-276X-7-467
Download authors' original image