Figure 15.

3D plot of EDP of CNTFET logic gates. The copper interconnect length up to 5 μm for tnode = 45 nm and tsub = 500 nm.

Tan et al. Nanoscale Research Letters 2012 7:467   doi:10.1186/1556-276X-7-467
Download authors' original image