Figure 7.

Schematic operations (a,b) of the SG and DG (c,d) for positive and negative gate voltage.

Dehzangi et al. Nanoscale Research Letters 2012 7:381   doi:10.1186/1556-276X-7-381
Download authors' original image