Figure 19.

SEM image of vertically aligned CNTs (a) and suggested device architecture of surround-gated vertical CNT-based FeFET (b).

Liu et al. Nanoscale Research Letters 2012 7:285   doi:10.1186/1556-276X-7-285
Download authors' original image