Figure 3.

The chip. Picture of the final chip containing the eight probes. (a) The chip bonded on the PCB; (b) layout of the chip; (c) zoom of one of the probes: G1 and G2 indicate the pads of the gates.