Figure 1.

SEM pictures obtained by the group ESYCOM and ESIEE at Marne-la-Vallee, France, showing two submicron trenches in a silicon wafer.

Termentzidis et al. Nanoscale Research Letters 2011 6:288   doi:10.1186/1556-276X-6-288
Download authors' original image