Figure 5.

Configurations of DRAM in different logic states

Xiao et al. Nanoscale Research Letters 2008 3:416-420   doi:10.1007/s11671-008-9167-8