Figure 2.

Positions of the inner tube at different logic states in SRAM configuration

Xiao et al. Nanoscale Research Letters 2008 3:416-420   doi:10.1007/s11671-008-9167-8